|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/21N05L" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
SPD21N05L SPU21N05L SIPMOS ® Power Transistor • N channel • Enhancement mode • Logic Level • Avalanche-rated • dv/dt rated • 175°C oper |