|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/AD9142" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
Data Sheet FEATURES Very small inherent latency variation: <2 DAC clock cycles Proprietary low spurious and distortion design 6-carrier GSM ACLR = 79 |