|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/LTC3413" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
LTC3413 3A, 2MHz Monolithic Synchronous Regulator for DDR/QDR Memory Termination FEATURES n High Efficiency: Up to 90% n ±3A Output Current n Symme |