|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/CY2SSTV850" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
STV850 CY2SSTV850 Differential Clock Buffer/Driver Features • Phase-locked loop clock distribution for Double Data Rate Synchronous DRAM applicati |