|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/PLL520-70" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
Preliminary www.DataSheet4U.com PLL520-70 CMOS Low Phase Noise VCXO (for 45-90MHz Fund Xtal) DIE CONFIGURATION 65 mil (1550,1475) 19 18 17 16 25 26 |