|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/PLL520-38" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
PLL520-38/-39 www.DataSheet4U.com PECL and LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal) PIN CONFIGURATION VDD XIN XOUT N/C N/C OE 1 2 3 4 5 6 |