|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/PLL520-30" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
Preliminary www.DataSheet4U.com PLL520-30 PECL and LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal) DIE CONFIGURATION 65 mil 25 26 24 23 22 21 20 |