|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/ADAU1328" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
Data Sheet FEATURES PLL generated or direct master clock Low EMI design 108 dB DAC/107 dB ADC dynamic range and SNR −94 dB THD + N Single 3.3 V supp |