|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/CY7C1223F" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
www.DataSheet4U.com CY7C1223F 2-Mb (128K x 18) Pipelined DCD Sync SRAM Features • Registered inputs and outputs for pipelined operation • Optima |