|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/TM50S116T" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
TMC Description TM50S116T SDRAM The TM50S116T is organized as 2-bank x 524288-word x 16-bit(1Mx16), fabricated with high performance CMOS technology |