|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/AD9860" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
a Mixed-Signal Front-End (MxFE™) Processor for Broadband Communications AD9860/AD9862* FUNCTIONAL BLOCK DIAGRAM VIN+A VIN–A 1x PGA ADC BYPASSABLE |