|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/74ACT11244" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
D 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers D Inputs Are TTL-Voltage Compatible D Flow-Through Architecture Optimizes PCB Lay |