|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/CBTLV3857" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
D Enable Signal Is SSTL_2 Compatible D Flow-Through Architecture Optimizes PCB Layout D Designed for Use With 200 Mbit/s Double Data-Rate (DDR) SDRAM |