|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/CY29940" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
2.5 V or 3.3 V, 200 MHz, 1:18 Clock Distribution Buffer Features ■ 200 MHz clock support ■ LVPECL or LVCMOS/LVTTL clock input ■ LVCMOS/LVTTL com |