|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/MK2049-03" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
MK2049-02/03 Communications Clock PLLs Description The MK2049-02 and MK2049-03 are PhaseLocked Loop (PLL) based clock synthesizers that accept multip |