|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/PL130-58" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
PL130-58 High Speed Translator Buffer to PECL FE AT UR E S Input clock frequency ≤266 MHz JEDEC standard Differential LVPECL output 70m |