|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/PL500-15" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
FE AT UR E S PL500-15/16 Low Phase Noise VCXO (1MHz to 18MHz) PIN CONFIGURATION VCXO with Divider Selection (DIVSEL) input pin PL500-15: ÷8 |